

# Compilation and Optimization Techniques for Coarse-Grained Reconfigurable Architectures


Takuya Kojima\*†, \*Keio University, Japan, †RIKEN, Japan

## Introduction

CGRA (Coarse-Grained Reconfigurable Architecture) is a promising computation platform thanks to its programmability and high energy efficiency. Instead of bit-level reconfigurability like FPGAs, CGRAs have a coarser one (i.e., word-level), which mitigates the complexity of the compiler's task. However, the compilation process for CGRAs, including optimization, is still challenging since each CGRA targets different applications and needs different optimization policies. In this presentation, we introduce our toolchain to compile and optimize CGRA applications and show some case studies targeting two different CGRAs, one for IoT and embedded systems and the other for HPC workloads.


## Examples of Coarse-Grained Reconfigurable Architectures (CGRAs)

### Cool Mega Array (CMA)




- **A low power CGRA**
  - **PE (Processing Element)**
    - Composed of
      1. Simple ALU
      2. Switching Element
    - No Register file
    - No need of clock signal
    - Straightforward data-flow
  - **μ-controller**
    - Controls data transfer b/w data memory & PE array
- [N.Ozaki, 2011]

### Riken High-Performance CGRA (RHP-CGRA)




- **An architecture template**
    - For design space exploration
    - Targeting HPC workloads
  - **A token-based CGRA**
    - FIFO buffers in each PE
    - Executing an operation in an ALU when required operands arrive
  - **AG (Address generator)**
    - Handling data input/output to/from data memory
- [A. Podobas, 2020]

## Our compilation & optimization toolchain for CGRAs




## Details of GenMap


### Optimization flow based on a genetic algorithm



### Genetic operations



### Case study: combining body bias optimization



### Case study: latency balancing for RHP-CGRA

